Posts

V5G Valencia Round Table with Carlos Pardo

In the course of V5G Days from May 30-31 in València, Spain, and online, Carlos Pardo participated in the panel discussion “The Microelectronics Industry in Europe: Recovery or Reinvention?” He summarized the roundtable: “I very much enjoyed the informative talk with representatives from the Spanish semiconductor industry about PERTE, Strategic Projects for Economic Recovery and Transformation in Spain. KDPOF will soon start mass production of semiconductor packaging and testing in Spain of our own products and third parties ones, thanks to IPCEI (Important Project of Common European Interest) and PERTE.”

Read more

Job opening: Senior Mixed-Signal IC Design Engineer

Tasks and Responsibilities

  • Specification of the analog and mixed signal blocks that are embedded in the system (ADC, DAC, PLL, data interfaces, optoelectronics …).
  • Design (from schematic to full verification at extracted level) of the analog and mixed-signal blocks in sub-nanometric CMOS processes. It means being involved in the full AMS design flow: system-level design, schematic, layout and full verification.
  • Definition of layout guidelines for layout engineers and review of their work.
  • Collaboration with the test engineers for the testing definition of the fabricated ICs. Review and analysis of lab characterization data for validation and correlation with simulation results.

Read more

KDPOF on RTVE: Automotive Chips Made in Spain

Report by RTVE: The Madrid-based company KDPOF, based in Tres Cantos, will put chips on the market in 2024. The shortage and the EU’s commitment to attract the technology industry, a business opportunity.

Spanish Company Willing to Manufacture Chips ‘Made in Spain’ in the Midst of Supply Crisis

There is a shortage of chips, that’s a fact. The causes of this supply crisis are diverse: distribution problems stemming from the pandemic, increased demand and even geostrategic issues. But experts agree that one of the most influential factors is the enormous technical complexity behind the manufacture of each chip. Read more